

WHAT IS CLAIMED IS:

- 1     1.     A power control circuit comprising:  
2             a switch array comprising:  
3                   switches;  
4                   a flying capacitor; and  
5                   an output voltage terminal, capable of providing an output voltage;  
6             a feedback loop, coupled to the output voltage terminal; and  
7             a voltage regulator block, coupled to the feedback loop and to the switch array,  
8     the voltage regulator block configured to regulate the output voltage, wherein  
9             at least one of the switches is a segmented switch, comprising more than one  
10     switch-segment.
  
- 1     2.     The control circuit of Claim 1, wherein  
2             the switch-segments of a segmented switch comprise first and second terminals,  
3     wherein  
4                   the first terminals of the switch-segments are coupled to a first shared  
5     rail;     and  
6                   the second terminals of the switch-segments are coupled to a second  
7             shared rail.
  
- 1     3.     The control circuit of Claim 2, wherein  
2             the switch-segments have open and closed switching states, wherein  
3                   the conductance between the first and the second shared rail increases  
4             when the number of closed switch-segments between the first shared rail and the  
5             second shared rail increases.
  
- 1     4.     The control circuit of Claim 1, wherein  
2             the switch-segments of a segmented switch are organized into switch-segment  
3     groups, wherein  
4                   the switch-segment groups can be labeled so that the number of switch-  
5             segments in the switch-segment groups are related to each other as increasing  
6             powers of two.

1 5. The control circuit of Claim 1, wherein  
2 the switch-segments comprise transistors, wherein the transistors are selected  
3 from the group of bipolar junction transistors and MOS-FETs.

1 6. The control circuit of Claim 1, wherein:  
2 a first switch is coupled between a first switch node and a second switch node;  
3 a second switch is coupled between the second switch node and a third switch  
4 node;  
5 a third switch is coupled between the third switch node and a fourth switch  
6 node; and  
7 a fourth switch is coupled between the fourth switch node and a fifth switch  
8 node, wherein  
9 the first and third switches are capable of assuming a first switching  
10 state, and the second and fourth switches are capable of assuming a second switching  
11 state, wherein the first and second switching states are opposite.

1 7. The control circuit of Claim 6, wherein the flying capacitor is coupled between  
2 the second switch node and the fourth switch node.

1 8. The control circuit of Claim 6, comprising:  
2 an output voltage terminal, coupled to one of the first, third, and fifth switch  
3 nodes; and  
4 an output capacitor, coupled to the output voltage terminal.

1 9. The control circuit of Claim 1, wherein  
2 the voltage regulator block is a digital voltage regulator block.

1 10. The control circuit of Claim 9, wherein  
2 the digital voltage regulator block is configured to regulate at least one of the  
3 switch-segments of at least one segmented switch.

1 11. The control circuit of Claim 9, the digital voltage regulator block comprising:

2           an Analog-to-Digital converter; and  
3           an encoder, coupled to the Analog-to-Digital converter, configured to generate a  
4 digital error signal from the difference of a reference voltage and a feedback voltage,  
5 provided by the feedback loop.

1   12.    The control circuit of Claim 11, the digital voltage regulator block comprising  
2           an add-subtractor, configured to receive the digital error signal from the  
3 encoder.

1   13.    The control circuit of Claim 12, wherein  
2           the add-subtractor is configured to receive a sample-and-hold gate signal, and to  
3 perform an arithmetic operation on the received digital error signal and the sample-and-  
4 hold gate signal.

1   14.    The control circuit of Claim 13, the digital voltage regulator block comprising:  
2           a gate logic, configured:  
3               to receive the signal generated by the add-subtractor;  
4               to generate a gate control signal in accordance with the signal received  
5 from the add-subtractor; and  
6               to couple the generated gate control signal into a segmented switch.

1   15.    The control circuit of Claim 14, wherein  
2           the switch-segments have open and closed switching states; and  
3           the number of closed switch-segments is controlled by the received gate control  
4 signal.

1   16.    The control circuit of Claim 14, comprising  
2           a link between at least one of the segmented switches and the add-  
3           subtractor, the link configured to feed back in an oscillator cycle the gate-signal  
4 of the previous oscillator cycle to the add-subtractor, thereby generating a sample-and-  
5 hold signal.

- 1 17. The control circuit of Claim 1, wherein  
2 the control circuit is configured to operate at a constant frequency.
- 1 18. A power control circuit, comprising:  
2 a voltage supply; ✓  
3 a switch array, configured to receive a supply voltage from the voltage supply,  
4 comprising:  
5 switches;  
6 at least one capacitor; and  
7 an output voltage terminal;  
8 a feedback loop, coupled to the output voltage terminal; and  
9 a digital voltage regulator block, coupled to the feedback loop, to the voltage  
10 supply, and to the switch array, the digital voltage regulator block configured to  
11 regulate the supply voltage by digital regulating signals.
- 1 19. The control circuit of Claim 18, the switches comprising  
2 segmented switches, wherein  
3 the digital voltage regulator block regulates the segmented switches.
- 1 20. A power control circuit, comprising:  
2 a switch array comprising:  
3 switches; ✓  
4 a flying capacitor; and  
5 an output voltage terminal, capable of providing an output voltage;  
6 a feedback loop, coupled to the output voltage terminal; and  
7 a voltage regulator block, coupled to the feedback loop and to the switch array,  
8 the voltage regulator block configured to regulate the output voltage, wherein  
9 the power control circuit is operable in charging and pumping phases;  
10 and  
11 a ripple of the output voltage is controlled both in the charging and the  
12 pumping phase.

1 21. A power control circuit, comprising:  
2 a voltage supply;  
3 a switch array, configured to receive a supply voltage from the voltage supply,  
4 comprising:  
5 switches;  
6 at least one capacitor; and  
7 an output voltage terminal;  
8 a feedback loop, coupled to the output voltage terminal; and  
9 a voltage regulator block, coupled to the feedback loop, to the voltage supply,  
10 and to the switch array, the voltage regulator block configured to regulate the supply  
11 voltage, wherein  
12 the power control circuit does not include a pass transistor.

1 22. A method of controlling an output voltage of a power control circuit, the method  
2 comprising:  
3 generating an output voltage at an output voltage terminal of the power control  
4 circuit;  
5 generating a feedback voltage by feeding the output voltage back to a voltage  
6 regulator block by a feedback loop; and  
7 regulating the output voltage according to the feedback voltage by the voltage  
8 regulator block controlling at least one segmented switch of a switch array.

1 23. The method of Claim 22, wherein regulating the output voltage comprises  
2 generating a digital error signal by an Analog-to-Digital converter and a coupled  
3 encoder from the difference of a reference voltage and the feedback voltage.

1 24. The method of Claim 23, wherein regulating the output voltage comprises  
2 generating an add-subtractor signal by performing an arithmetic operation by an  
3 add-subtractor on the digital error signal and a sample-and-hold gate signal.

1 25. The method of Claim 24, wherein regulating the output voltage comprises:

2           generating a gate control signal by a gate logic in accordance with the add-  
3 subtractor signal; and  
4           coupling the gate control signal into the switch array.

1   26.    The method of Claim 25, wherein regulating the output voltage comprises  
2           controlling the number of closed switch-segments of the switch array by the gate  
3 control signal, wherein  
4           the switch-segments have open and closed switching states.

1   27.    A method of controlling an output voltage of a power control circuit, the method  
2 comprising:  
3           providing a supply voltage by a voltage supply to a switch array;  
4           generating an output voltage at an output voltage terminal;  
5           generating a feedback voltage by feeding the output voltage back to a digital  
6 voltage regulator block by a feedback loop; and  
7           regulating the output voltage by the digital voltage regulator block digitally  
8 controlling at least one switch of the switch array according to the feedback voltage.

1   28.    The method of Claim 27, wherein at least one of the switches comprises at least  
2 one segmented switch.

1   29.    A method of controlling an output voltage of a power control circuit, the method  
2 comprising:  
3           providing a power control circuit, comprising:  
4           a switch array comprising:  
5               switches;  
6               a flying capacitor; and  
7               an output voltage terminal, capable of providing an output voltage;  
8           a feedback loop, coupled to the output voltage terminal; and  
9           a voltage regulator block, coupled to the feedback loop and to the switch array,  
10 the voltage regulator block configured to regulate the output voltage;  
11           operating the power control circuit in charging and pumping phases; and

- 12                   controlling a ripple of the output voltage both in the charging and the pumping  
13   phase.